
Netlist
Here is the strategy that I am going to use to extract the netlist.
First I have to understand the layout. Then I will write a technology table to allow me to run LVS on it. The LVS run will allow me to extract a netlist.
I will then divide the layout into blocks, and develop a netlist for each section. I will work toward a hierarchical netlist, with cells that can be expressed in terms of either dynamic logic or in terms of RTL. I will check my work be contrasting my extracted netlist against the layout. When one section is done, I will go on to the next one.
Finally, I will end up with a RTL netlist that I can simulate and that I can run a LVS with against the layout.
Date
2011-07-06

Wafers Edge Blog
Main Office
Tekmos, Inc.
14121 Highway 290 West
Building #15
Austin, TX 78737
Phone: (512) 342-9871